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Defect detection in nano-scale transistors based on radio-frequency reflectometry
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Radio-frequency reflectometry in silicon single-electron transistors (SETs) is presented. At low
temperatures (<4K), in addition to the expected Coulomb blockade features associated with charg-
ing of the SET dot, quasi-periodic oscillations are observed that persist in the fully depleted regime
where the SET dot is completely empty. A model, confirmed by simulations, indicates that these
oscillations originate from charging of an unintended floating gate located in the heavily doped
polycrystalline silicon gate stack. The technique used in this experiment can be applied for detailed
spectroscopy of various charge defects in nanoscale SETs and field effect transistors.
single-electron transistors (SETs) are the most sensi-
tive charge detector available1. Using a SET in a tank
circuit resonating at radio frequencies (RF-SET)2, it is
possible to reduce system noise by moving away from
the 1/f background noise and thus achieve a sensitivity
approaching 10−6 e/
√
Hz [3]. In addition, the aggres-
sive downscaling of silicon technology makes it possible
to fabricate Si SETs4–6 and Si RF-SETs7 thus achieving
the goal of mass production of SETs operating at elevated
temperatures8. Perhaps the most serious stumbling block
on the way to large scale SET integration is the problem
of random background charge that unpredictably shifts
the thresholds of individual devices. At the same time
the SET’s innate ability to react to nearby defects and
imperfections can be leveraged to develop it into a pow-
erful tool for studies of charged defects, traps and other
localized states near the SET. Experimental results re-
ported to date have probed the impact of fluctuators on
the low frequency (LF) conduction9–12 or noise13 through
the SET. In this letter we report on measurements of
charged defects in silicon-on-insulator (SOI) SETs using
RF reflectometry.
In this work we use a homodyne-detector based RF
reflectometry setup (Fig. 1a) similar to that described in
Ref. 14. The sample is embedded in a resonant circuit
consisting of a L=150nH inductor and a parasitic capac-
itance Cp=0.29pF. The sample and resonant circuit are
mounted on the mixing chamber of a dilution refrigerator,
while the bias tee, directional coupler and cold pream-
plifier are immersed in the helium bath. A change in
the device impedance Z produces a change in the reflec-
tion coefficient, Γ= |(Z −Z0)/(Z +Z0)|, where Z0=50Ω
is the characteristic impedance of the transmission line.
The RF test signal, with magnitude 40µV at f=760MHz,
was applied to the tank circuit. To increase the sensitiv-
ity of the setup and to suppress a monotonic component
of Γ(Vg), the derivative dΓ/dVg was measured. A 20µV
modulation signal, at a frequency of fmod=94kHz, was
applied to the gate in addition to the ramp voltage Vg.
The reflected signal was amplified, downconverted using
a mixer and finally demodulated using a lock-in to pro-
duce dΓ/dVg, as in Ref. 15; hereafter we refer to this as
the RF measurement. For comparison the derivative of
the differential conductance G = dId/dVd was measured
FIG. 1: (a) Schematic of the measurement setup. The SET
is represented by its source Cs, drain Cd and gate Cg capac-
itances. Along with parasitic capacitance Cp and inductor it
forms a resonant tank circuit. (b) Electron micrograph of a
gated nanowire showing the three contact pads (S, D, G), a
tilted view has been used to show the poly-Si gate overlapping
the nanowire. (c) TEM image along the gate; twin defects are
clearly visible and indicated by the arrow.
with respect to Vg (i.e. dG/dVg). For this case a 20µV
gate modulation was used at a frequency of fmod=8Hz.
The signal, proportional to G at a carrier frequency of
f=278Hz, was downconverted by a first lock-in and then
demodulated by a second lock-in to produce dG/dVg; we
refer to this as the LF measurement.
The devices studied in this article were thin SOI
nanowire transistors fabricated on 200mm wafers in an
industrial foundry with a similar design to those in
Ref. 6, but with either heavily doped polycrystalline sil-
icon (poly-Si) or silicided (NiSi) gates. Figs. 1b and 1c
show a top view and transmission electron micrographs
2FIG. 2: (a) False-color map of dG/dVg as a function of Vg and
Vd; no features in the Coulomb blockaded regions is observed.
(b) False-color map of dΓ/dVg measured over a similar region
as (a); quasi-periodic lines in addition to the SET features are
observed. As the measurements in (a) and (b) were recorded
two weeks apart a small shift in Vg has occurred which did
not affect the oscillation pattern. (c) dΓ/dVg in the depleted
region (lower Vg), showing the persistence of these lines far
from the conducting region where the SET is active.
(TEM) of one such transistor. At T<15K the devices be-
have as SETs6 and all devices with poly-Si gates revealed
very similar features. The device presented in detail here
features a poly-Si gate with a length of 60 nm, a 5 nm
SiO2 gate oxide, a channel width of 10 nm and a height
of 20nm.
Fig. 2a shows a false-color map of dG/dVg as a func-
tion of both Vg and Vd. Figs. 2b and 2c show results of
the dΓ/dVg measurement. Figs. 2b covers the same Vg
and Vd range as Fig. 2a. At first glance Fig. 2a and 2b,
corresponding respectively to LF and RF measurements,
are very similar. The period of Coulomb blockade oscil-
lations and the charging energy fluctuates significantly
throughout the charging diagram due to the electrostatic
environment of the SET9. In the blockaded (and thus
non-conducting) region the results are distinctly differ-
ent. While no signal can be seen within the Coulomb
diamonds of Fig. 2a recorded at LF, in Fig. 2b recorded
at RF a large number of quasi-periodic lines are clearly
visible. The typical spacing between the lines is close
to 2mV for all the poly-Si gated samples investigated.
Change of the resonant frequency did not affect the obser-
vation of lines and they disappear due to thermal smear-
ing above 3.5K. The amplitude of the observed oscilla-
tions in dΓ/dVg is usually two to three orders of mag-
FIG. 3: (a) Schematic of the capacitive coupling of the SET
and floating gate. (b) and (c) A small region of dG/dVg sim-
ulated with and without the effects of the charging of the FG
on the SET respectively. (d) The background lines simulated
as d2n/dV 2G. Simulations are performed for T=300mK
nitude smaller than the features related to the Coulomb
diamonds. The consistency of the quasi-period is em-
phasized in Fig. 2c where a large region of Vg is shown.
Note that in this regime the SET is fully depleted and
no DC transport occurs. Therefore, the presence of lines
in this region of the Vg - Vd map suggests that their ori-
gin is extrinsic to the SET itself. The slope dVd/dVg is
very close to 2 for all of the devices tested with poly-Si
gates. This slope is initially surprising as a slope higher
than 1 violates the basic model of a charge trap tunnel
coupled to the SET island or/and source or drain elec-
trodes. Devices with the same electrode geometry but
with a silicided gate were also tested. For silicide the
room temperature series resistance of the gate electrode
is 2 orders of magnitude lower than that of poly-Si gates;
no such lines of slope 2 were observed in these devices.
We have concluded that the observed quasi-periodic
oscillations are related to charging effects in the poly-
Si gate. Indeed, twins and grain boundaries, such as
those observed in TEM images (Fig. 1c), which traverse
the whole poly-Si film in the region where the gate over-
laps the wire can form a “weak link”. At low tempera-
tures they act as tunnel barriers, resulting in a portion
of the gate being isolated from the gate electrode. Thus,
the part of the gate overlapping the channel becomes
an unintended “floating gate” (FG). If the total capaci-
tance of the FG is small enough so that CFGΣ < e
2/kbT ,
the charging of the FG is governed by Coulomb block-
ade. We model the single-electron charging in the sys-
tem consisting of the SET and FG (the equivalent circuit
is shown in Fig. 3a) by voltages applied to the termi-
nals of the SET (Vg and Vd) using the master equation
technique16 (further details can be found elsewhere10).
The values of Cd = Cs =8aF and CFG−SET =23aF
provide close agreement with the observed period of
Coulomb blockade oscillations (∆Vg=6.7mV), and typ-
ical charging energy (4meV) of the SET (Fig. 2a). The
value of CFG−g=200aF was chosen to match the charg-
ing energy of the floating gate. From geometric con-
siderations we conclude that the FG is equally coupled
3to the source and the drain of the SET; the values of
CFG−s = CFG−d =30 aF were then chosen to provide a
similar period to the line spacing in Figs. 2b and 2c. In
Figs. 3b and 3c a small region of dG/dVg is shown which
has been simulated with and without the single-electron
charging of the floating gate, respectively, for an esti-
mated electron temperature of 300mK. The magnitude
of the FG charging effect is very small compared with
features related to SET charging (Coulomb diamonds),
in agreement with the LF measurement shown in Fig. 2a
where it is barely visible. However, if the bias across the
FG junction lifts the Coulomb blockade, the associated
charge transfer results in an increase of the damping of
the tank circuit. Therefore the magnitude of the reflected
signal changes, resulting in a small but measurable sig-
nal as was recently demonstrated by Persson et al. for
the detection of a single-electron box charging17. Like
in the case discussed in Ref. 17 the Sisyphus resistance
may enhance the observed effect making it possible to
detect. We then calculated the population of the FG
for changing Vd and Vg, this time for a fully depleted
SET (i.e. for the case when the SET island has no ex-
tra electrons on it and its population does not change).
The change in Γ is expected to be sensitive to dn/dVg.
Therefore the second derivative, d2n/dV 2g , was compared
to the measured dΓ/dVg. The simulated oscillation pat-
tern plotted in Fig. 3d closely resembles the measured
oscillations shown in Fig. 2b and 2c. To understand the
reason for the observed value of the slope dVd/dVg ≈2
for all samples measured we need to look at how the FG
charges under the influence of Vg and Vd. Single electron
transfers between the FG and the conducting part of the
gate are induced by changing potentials at the gate and
drain. The period of the single-electron charging in the
FG is defined by the total non-leaky capacitor network
between FG and source and FG and drain, i.e CFGsource
and CFGdrain. Then, for arbitrary C
FG
source and C
FG
drain the
slope is given by dVd
dVg
=
CFGsource+C
FG
drain
CFG
drain
≥ 1, and for
CFGsource = C
FG
drain a slope of 2 is obtained. Likewise, the
lines for which dVd/dVg < 1 cannot be attributed to sin-
gle electron charging of the FG, but more likely caused
by traps tunnel coupled to the SET island or/and source
or drain electrodes.
In summary, we report the detection by RF reflectome-
try of single electron charging in a FG located within the
poly-Si gate of a SET. The effect of the FG charging can
be avoided by using a silicided gate stack. This is consis-
tent with the industry practice of using silicided or metal-
lic gates instead of poly-Si in RF transistors that operate
at room temperature. The RF reflectometry technique
may be useful for defect characterization in nanoscale
transistors and for characterizing charge-related effects in
microelectronics such as advanced gate stacks using high
dielectric materials which suffer from granularity and off-
set charges that can result in large device variability18.
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